

Hardware Trojans and Other Threats against Embedded Systems



[Janet Lackey](#) under CC license

ASIA-CCS

Abu Dhabi, April 3, 2017

Christof Paar

Ruhr Universität Bochum

Acknowledgement

- Georg Becker



- Pawel Swierczynski



- Marc Fyrbiak



Agenda


- Introduction to Hardware Trojans
- Sub-Transistor ASIC Trojans
- FPGA Trojan
- Key extraction attack
- Auxiliary Stuff

Agenda

- **Introduction to Hardware Trojans**
- Sub-Transistor ASIC Trojans
- FPGA Trojan
- Key extraction attack
- Auxiliary Stuff

Hardware Trojans

Malicious change or addition to an IC that adds or remove functionality, or reduces reliability




Many rather unpleasant “applications”




Hardware Trojans & the Scientific Community

Publications w/ „Hardware Trojans“ or „malicious Hardware“
(Google Scholar, Aug 2013)



Trojan Injection & Adversaries Scenarios

DoD scenario 2005



- **Manufacturing**
Malicious factory, esp. off-shore (foreign Government)
- **Design Manipulation**
 - 3rd party IP-cores
 - malicious employee

not-so-unlikely 2013



- **During shipment**
cf. NSA's *interdiction*
- **Built-in**
backdoors etc.

Where are we with “real” HW Trojans?

- No true hardware Trojan observed in the wild



- All examples from academia



- Vast majority of publications focus on detection

Our Thoughts ca. 2012




1. *Designing* Trojan could be fun too
2. Especially those that go *undetected*




Simple Example: Inverter Trojan

Let's modify an inverter so that it always outputs "1" (VDD) **without visible changes**.


A	Y
0	1
1	0



PMOS Transistor Trojan




Unmodified PMOS transistor



Trojan trans. w/ constant VDD output

“Always One” Trojan Inverter



Q1: Can the manipulation be detected?



Q2: How to build a useful Trojan from here?

Detection: layout view of Trojan inverter

Which one has the Trojan?

Original Inverter

“Always One” Trojan



Unchanged:

- All metal layers
- Polysilicon layer
- Active area
- Wells


⇒ Dopant changes (very ?)
difficult to detect using
optical inspection!

“Small” remaining question


- Unfortunately, circuits will not function correctly with this simple stuck-at fault ...
- ... functional testing (after manufacturing) will detect fault right away

Q2: Can we build a **meaningful** Trojan using dopant modifications that passes functional testing?

Intel's True Random Number Generator



Dopant Trojan




... random numbers generate cryptographic keys for

- secure web browsing
- email encryption
- document certification
- ...




Trojan Random Number Generator



- **1,000,000,000,000,000,000,000,000,000,000,000,000,000,000,000 possible crypto keys**

... but circuit would still be tested as “faulty” during manufacturing...

Detection prevention through built-in self test



Conclusion



- Meaningful hardware Trojans are possible without extra logic
- Many detection techniques don't guarantee a Trojan free design!
- Built-in self tests can be dangerous
- More details:
Becker, Regazzoni, P, Burleson, *Stealthy Dopant-Level Hardware Trojans*.
CHES 2013

... but the scientific community functions as it is supposed to do:

- Trojan detection is possible w/ scanning electron microscope
Sugawara et al., *Reversing Stealthy Dopant-Level Circuits*.
CHES 2014



Agenda

- Introduction to Hardware Trojans
- Sub-Transistor ASIC Trojans
- **FPGA Trojan**
- Key extraction attack
- Auxiliary Stuff

FPGAs = Reconfigurable Hardware

... are widely used




world market:
≈ 5b devices



Configuration during power-up

Can we build *hardware* Trojans by manipulating the bitstream?



power-up

```

10010101010101010101010101010101
0011101001011011100000
0001010111010100110011
1010110001100101011111
    
```




Configuration file "bitstream"

Principle of FPGA-based Trojans



small look-up tables realize logic



configure


```
1001010101010101010100
0011101001011011100000
0001010111010100110011
1010110001100101011111
```



Manipulate Bits

```
1001010101010101010100
0011101001011011100000
0001010111100100110011
1010110001100101011111
```

The Mechanics of FPGAs



Two challenges


1. find AES in unknown design
2. meaningful manipulation

Finding AES:

Luckily, crypto has very specific components

```
File Edit Text Go Cell Tools Debug Desktop Window Help
Stack: Base fx
- 1.0 + ÷ 1.1 x
12 -
13 49827, 150991, 157199, 158363, 164571, 165735, 171943, 173107, 179315, 180479, 275927, 277091,
14 49823, 150987, 157195, 158359, 164567, 165731, 171939, 173103, 179311, 180475, 275923, 277087,
15 49819, 150983, 157191, 158355, 164563, 165727, 171935, 173099, 179307, 180471, 275919, 277083,
16 49815, 150979, 157187, 158351, 164559, 165723, 171931, 173095, 179303, 180467, 275915, 277079,
17 55719, 171927, 173091, 179299, 180463, 2, 2, 2, 2, 2, 2, 2, 2, 2, 186671, 187835, 194043, 195207;
18 55715, 171923, 173087, 179295, 180459, 2, 2, 2, 2, 2, 2, 2, 2, 2, 186667, 187831, 194039, 195203;
19 55711, 171919, 173083, 179291, 180455, 2, 2, 2, 2, 2, 2, 2, 2, 2, 186663, 187827, 194035, 195199;
20 55707, 171915, 173079, 179287, 180451, 2, 2, 2, 2, 2, 2, 2, 2, 2, 186659, 187823, 194031, 195195;
21 35051, 136215, 142423, 143587, 149795, 150959, 157167, 158331, 164539, 165703, 171911, 173075,
22 35047, 136211, 142419, 143583, 149791, 150955, 157163, 158327, 164535, 165699, 171907, 173071,
23 35043, 136207, 142415, 143579, 149787, 150951, 157159, 158323, 164531, 165695, 171903, 173067,
24 35039, 136203, 142411, 143575, 149783, 150947, 157155, 158319, 164527, 165691, 171899, 173063,
25 35035, 136199, 142407, 143571, 149779, 150943, 157151, 158315, 164523, 165687, 171895, 173059,
26 35031, 136195, 142403, 143567, 149775, 150939, 157147, 158311, 164519, 165683, 171891, 173055,
27 35027, 136191, 142399, 143563, 149771, 150935, 157143, 158307, 164515, 165679, 171887, 173051,
28 35023, 136187, 142395, 143559, 149767, 150931, 157139, 158303, 164511, 165675, 171883, 173047,
29 35019, 136183, 142391, 143555, 149763, 150927, 157135, 158299, 164507, 165671, 171879, 173043,
```

100101010101010101010100
0011101001011011100000
0001010111010100110011
1010110001100101011111



- S-boxes are realized as 6x1 look-up tables (LUTs)
- LUT locations can be found in bitstream
- S-box contents is very specific (luckily)

AES detection in practice


8 different real-world AES implementations



Impl.	Architecture	AES	LUTs with S-box logic	S-boxes in memory	Detection
#1	Round-based	128	$(16+4) \cdot 32 = 640$	no	100 %
#2	$\frac{1}{4}$ Round	128	0	yes	100 %
#3	$\frac{1}{4}$ Round	192	0	yes	100 %
#4	$\frac{1}{4}$ Round	256	0	yes	100 %
#5	Round-based	128	$(0+4) \cdot 32 = 128$	yes	100 %
#6	Round-based	128	0	yes	100 %
#7	Round-based	128	0	yes	100 %
#8	Round-based	128	$(16+4) \cdot 32 = 640$	no	100 %

TABLE IV: Overview of evaluated AES implementations


Algorithm substitution attack and its implications




1. Inject **weak S-boxes** in bitstream

2. Trojan AES is configured

cute work ... but not interoperable with regular AES



PT



$CT = \text{AEST}(k, PT)$

“Useful” attacks are still possible!

1. Storage encryption (Cloud, harddisk etc.)

- Attacker can recover plaintext without access to k

2. Temporary access to device

- switch S-box and recover k from CT
- configure original S-box

Conclusion

- New attack vector against FPGAs!
- Reconfigurability allows “hardware” Trojans designed in the lab
- Bitstream protection is crucial!
(but not easy, cf. our work at CCS 2011 & FPGA 2013)
- Details at:
Swierczynski, Fyrbiak, Koppe, P, *FPGA Trojans through Detecting and Weakening of Cryptographic Primitives*. IEEE TCAD 2015.


Agenda

- Introduction to Hardware Trojans
- Sub-Transistor ASIC Trojans
- FPGA Trojan
- **Key extraction attack**
- Auxiliary Stuff

What else can we do with bitstreams?

So, bitstream manipulation
allows Trojan insertion ...

Hmm, can we also
extract keys through bitstreams




Set-Up



non-classical set-up:
Alteration of bitstream

```
1001010101010101010100
0011101001011011100000
0001010111010100110011
1010110001100101011111
```

configure ←



$$PT \quad CT = \text{AES}(k, PT)$$

classical known-plaintext
set-up


Can Bitstream manipulation
of **unknown** design lead to
key leakage?

Bitstream Fault Injections (BiFI)



configure

```
100101010101010101010100
0011101001011011100000
0001010111010100110011
1010110001100101011111
```



PT $CT = AES(k, PT)$


(surprising) attack strategy

1. manipulate 1st LUT table (e.g., all-zero)
2. configure FPGA
3. send PT
4. check: Does CT contain k ?
if not: GOTO 1 and manipulate next LUT



How exactly does the key leak ??



configure



```
100101010101010101010100
0011101001011011100000
0001010111010100110011
1010110001100101011111
```



$$PT \quad CT = AES(k, PT)$$


Many leakage hypotheses

- $CT = \text{roundkey}$
- $CT = \text{inverted roundkey}$
- $CT = PT \text{ xor roundkey}$
- ...

Many LUT manipulations possible

- all-zero
- all-one
- invert
- upper half of LUT all-zero
- ...

Results for Bitstream Fault Injections (BiFI)



```
100101010101010101010100
0011101001011011100000
0001010111010100110011
1010110001100101011111
```

Real world attack

- 16 unknown AES designs (Internet)
- 16 different manipulation rules
- $\approx 20k$ LUTs
- 3.3 sec for configuring and checking one alterations

Results

- successful key extraction for **every** design!
- on average ≈ 2000 configurations ($\approx 2h$)
- works even for encrypted bitstream (w/o MAC)

Conclusion

- Bitstream Fault Injections (BiFI) is a new family of fault attacks
- Malleability of bitstream is major weakness for FPGAs!
- Are there more bitstream-based attacks ?
- Details at:
Swierczynski, Becker, Moradi, P: Bitstream Fault Injections (BiFI) – Automated Fault Attacks against SRAM-based FPGAs. IEEE Transactions on Computers, to appear.


Agenda

- Introduction to Hardware Trojans
- Sub-Transistor ASIC Trojans
- FPGA Trojan
- Key extraction attack
- **Auxiliary Stuff**

Related Workshops



CHES – Cryptographic Hardware & Embedded Systems
25.-28. September 2017, Taiwan




escarUSA – Embedded Security in Cars
Ann Arbor, June 2017



escarEurope – Embedded Security in Cars
Berlin, November 2017

Easy-to-understand book for applied cryptography

RUB



[Introduction to Cryptography by Christof Paar](#)

24 video lectures

Thank you very much for your attention!

Christof Paar

Ruhr Universität Bochum